Abstract-An analytical total gate capacitance C G model for symmetric double-gate (DG) and fully depleted silicon-oninsulator (FD/SOI) MOSFETs of arbitrary Si film is developed and demonstrated. The model accounts for the effects of carrierenergy quantization and inversion-layer screening and is verified via self-consistent numerical solutions of the Poisson and Schrödinger equations. Results provide good physical insight regarding C G degradation due to quantization and screening governed by device structure and/or transverse electric field for nanoscale DG and FD/SOI MOSFETs. Two limits of C G at ON-state are then derived when the silicon film t Si approaches zero and infinity. The effect of inversion-layer screening on C G , which is significant for ultrathin Si-film DG MOSFETs, is quantitatively defined for the first time. The insightful results show that the two-dimensional screening length for DG MOSFETs is independent of the doping density and much shorter than the bulk Debye length as a result of strong structural confinement.
I. INTRODUCTION

M
AINLY because of its scalability and speed superiority [1] , interest in double-gate (DG) and fully depleted silicon-on-insulator (FD/SOI) MOSFETs has been growing as the end of the Semiconductor Industry Association (SIA) roadmap [2] is being approached, because short-channel effects (SCEs) are suppressed via the thin Si-film channel, rather than by extreme channel doping densities and profiles. The quantummechanical (QM) confinement of the inversion carriers significantly affects the characteristics of the DG MOSFET. The carrier density does not reach its maximum at the Si−SiO 2 interface (as it does in the classical model [3] ) but does so inside the Si film, whereas it virtually vanishes right at the interfaces [4] . One important consequence of the QM carrier distribution with regard to the device behavior is when the gate voltage is varied, the main variation of inversion charge occurs away from the surface and is less sensitive to the surface potentials, thus, leading to reduced total gate capacitance C G and transconductance [5] . It is reflected by the dependence of gate charge on gate voltage, Q G (V GS ), where −Q G = Q s = Q i + Q d for no interfacial charge (which is not significant for strong inversion), where Q s is the total charge in silicon and Q i and Q d are the inversion and depletion charge, respectively. In this paper, we analytically describe C G for DG and FD/SOI MOSFETs of arbitrary Si-film thickness. The analytical solutions, verified via results obtained from self-consistent numerical solutions of the Poisson and Schrödinger equations SCHRED [6] , [7] , is used to explain the C G degradation due to quantization and inversionlayer screening, which are governed by device structure and/or transverse electric field. Two limits of C G at ON-state are then derived when the silicon film t Si approaches zero and infinity. The effect of inversion-layer screening on C G , which is significant for ultrathin Si-film DG devices, is quantitatively defined for the first time, giving good physical insight regarding C G degradation of nanoscale DG and FD/SOI MOSFETs. We assume strong inversion as noted.
II. ANALYSIS AND VERIFICATION
The DG device structure is illustrated in Fig. 1 . For symmetric DG MOSFET, the front and back gates are tied together; t ox = t oxf = t oxb , where t oxf and t oxb are the frontand back-gate oxide thickness. To derive the analytical total gate capacitance C G , the surface potential φ sf , referenced to the 0018-9383/$20.00 © 2006 IEEE hypothetical neutral body, is related to Q i and V GS via Gauss's law, which is stated as
where the symmetry of Q s = Q i + Q d around x = t Si /2 has been used to derive the last term, i.e., the potential drop across the oxide t ox , and V FB is the flat band voltage. The total gate capacitance is defined (quasi-statically for V GS = V GfS = V GbS , where V GfS and V GbS are the front-and back-gate voltage, respectively) as
and, hence, is characterized via the Q i (V GS ) characterization. For insight, we can derive an analytical characterization. We first write for nMOSFETs the one-dimensional Poisson's equation as [8] 
with the majority-hole concentration neglected. Integrating (3) from x = 0 to x = t Si /2 in the symmetrical device, we obtain
where φ c is the center (x = t Si /2) potential in the Si film, x i is the inversion charge centroid of the half Si film, and C Si = ε Si /t Si , where ε Si is silicon permittivity. Using (4), Gauss's law, and the symmetry of the charge distribution around x = t Si /2, we write
where (ideally) V GS = V GfS = V GbS and C ox = C oxf = C oxb with C oxf = ε ox /t oxf and C oxb = ε ox /t oxb , and Φ ms is the work-function difference between the metal gate and silicon body. Differentiating both sides of (5) with respect to V GS , we express the total gate capacitance in (2), with Q d constant (which precludes accumulation), as
For t Si >∼ 2.5 nm, the symmetrical DG device operates with two distinct channels in strong inversion (i.e., no significant volume inversion [9] , [10] ), SCHRED [6] , [7] predictions (see Fig. 2 ) show that φ c is virtually flat with increasing V GS , i.e., dφ c /dV GS ∼ = 0. The total ON-state gate capacitance defined at V GS = V DD , which is much higher than the threshold Note that in the subthreshold region, φ sf equals φc, whereas φ sf exceeds φc for strong inversion.
voltage V t , can, hence, be analytically approximated under this condition as
where the factor of 2 reflects the two identical gates. Note in (7) how the physical characterization of C i , the inversionlayer capacitance, differs from the common assumption that
, [12] . For thin t Si (<∼ 2.5 nm), dφ c / dV GS > 0 in (6), the inversion-layer screening effects become significant and will be discussed in Section III.
Following the similar approach, we derive C on for FD/ SOI as
where C of and C ob are the front-and back-gate oxide capacitance for FD/SOI. For typical FD/SOI MOSFETs, C of C Si C ob and dφ sb /dV GfS ∼ = 0, and (8) can be simplified as
which is in the same form of (7) but without the factor of 2, which reflects the single gate. To verify the model, we apply it to thin-film DG MOSFETs. We consider n-channel symmetrical DG devices with metal (Al with work function Φ G = 4.10 V) gates, t oxf = 1.5 nm, t oxb = 1.5 nm, t Si = 1−10 nm, and N A = 10 17 cm −3 ; we assume that there are no traps at the Si−SiO 2 interfaces. We compare model predictions with results obtained from SCHRED [6] , [7] , which is also used to define Q i (V GS ) needed in the model. The results in (7), with Q i obtained from SCHRED, agree well with corresponding strong-inversion SCHRED predictions as shown in Fig. 3 for t Si = 10 nm. For high V GS (i.e., strong inversion), Q i (dx i /dQ i ) < 0, and, hence, C on exceeds the commonly defined gate capacitance with C i = ε Si /x i [11] , [12] . Note the accuracy of (7) for V GS > V t in Fig. 3 and its error for low V GS where dφ c /dV GS ∼ = 1.
For very thin t Si (<∼ 2.5 nm), such volume inversion obtains dφ c /dV GS > 0, even for high V GS as indicated in Fig. 2 . This result reflects the fact that, with significant volume inversion, the electrons cannot effectively screen φ c , or the center of the Si film, from the electric field at the surface. Hence, (2) gives smaller C on , as reflected by the C on versus t Si dip near t Si = 2 nm in Fig. 4 (interestingly, the C on versus t Si dip only occurs in DG MOSFET with metal gates, which does not show for polysilicon gates due mainly to the polydepletion effects on C on ). For t Si → 0, x i → 0 in (6) due to strong structural confinement (SC), and C on increases as seen in Fig. 4 . Model predictions are in good agreement with SCHRED. This anomalous C on versus t Si variation reflects the significance of inversion-layer screening for ultrathin Si-film DG MOSFETs.
III. TWO LIMITS OF C on
To gain physical insight and explain the anomalous C on versus t Si variation in DG MOSFETs, we derive two limits of C on at t Si → 0 and t Si → ∞ for DG and FD/SOI based on (6) .
For t Si → 0, the confinement is in the potential well defined by the front-and back-gate oxide barriers (which are virtually equal to infinity) as illustrated in Fig. 5 , for which almost all electrons occupy the ground-state subband (E 0 ) of the lower ladders as shown in Fig. 6 , where more than 90% of the total electron occupies the ground-state subband for t Si < 3 nm and higher order subbands are not important. In this case, the Schrödinger equation can be analytically solved to yield the ground-state eigenfunction [13] as
and the inversion charge centroid x i can be derived as For t Si → 0, (6) is still valid and C on can be simplified, with x i in (11), as
where dφ c /dV GS > 0 as discussed in Section II and shown in Fig. 2 . Equation (12) gives the ON-state gate capacitance at t Si → 0, and it depends on dφ c /dV GS . In order to characterize dφ c /dV GS in (12), we first derive another expression for C on , for which the starting point is to characterize Q i (V GS ). Such characterization follows from the two-dimensional (2-D) density of states and the Fermi-Dirac distribution function [14] given as
where m d = 0.19m 0 is the 2-D density-of-states effective mass of the lower ladders, g = 2 is the degeneracy, h is the Plank constant, E F is the Fermi energy level, and E min is the groundstate energy referenced to E c (0), which is the position of the conduction-band edge at x = 0. In (13), we assume that all electrons occupy the ground-state subband (E 0 ) of the lower ladders, as evident in Fig. 6 predicted by SCHRED. Therefore, with reference to the band diagram in Fig. 5 , E min is given as
where E c0 is the position of the conduction-band edge in the hypothetical neutral body where n 0 = n
; N c is the effective density of states in the conduction band [15] . Differentiating both sides of (13) with respect to V GS , we express the total gate capacitance in (2), with Q d constant, in another form for t Si → 0 as
where N inv is the total inversion-electron areal density and −Q i = qN inv , and N 0 = 4πk B T gm d /h 2 . By inserting (4) into (11) and differentiating both sides with respect to V GS , the dφ sf /dV GS term in (15) can be expressed as
Inserting (16) into (15) gives
At T = 300 K, N 0 = 4.1 × 10 12 cm −2 , and N inv N 0 at ONstate, and, therefore, exp(−N inv /N 0 ) ∼ = 0 (for example, when
The total ON-state gate capacitance, hence, can be approximated by
Combining (12) and (18), we infer
the approximation in (19) follows from t s = 2k B T ε Si / (q 2 N 0 ) ∼ = 0.82 nm at T = 300 K and ε Si /ε ox ∼ = 3. Equation (19) suggests that for t Si <∼ 2.4 nm, (1 − dφ c /dV GS ) < 1, which agrees well with SCHRED as shown in Fig. 4 . In other words, a 2-D effective screening length L s for carrier in DG MOSFETs can be defined as
which is independent of the doping density. The result suggests that for ultrathin Si-film DG MOSFETs, the energy bands are strongly tailored by the device structures and, thus, much less sensitive to the dopant in the Si film. Therefore, the inversionlayer screening length is much shorter than the bulk Debye length (∼ 13 nm for this paper). Inserting (19) into (12) gives C on at t Si → 0 as
where C s (0) = ε Si /t s is a constant. Equation (21) indicates that, due to strong volume inversion or extended space distribution of the channel charge at t Si → 0, C on never reaches 2C ox but equals 2C ox in series with a constant semiconductor capacitance 2C s (0).
For FD/SOI MOSFETs, C on is given in (8) . At t Si → 0, x i ∼ = t Si /2, virtually independent of V GS and dx i /dQ i ∼ = 0, reflecting predominant SC. The electrons still cannot effectively screen the electric field; however, its effect on φ sb is Fig. 7 . SCHRED-predicted total gate capacitance versus t Si for symmetrical DG and FD/SOI nMOSFETs in strong inversion. Model-predicted Con(0) and Con(∞) for DG and FD/SOI are also indicated. N A = 10 17 cm −3 ; t oxf = t oxb = 1.5 nm and T = 300 and 77 K for DG; and t oxf = 1.5 nm, t oxb = 50 nm, and T = 300 K for FD/SOI. negligible, because the back oxide is very thick, and, therefore, dφ sb /dV GfS ∼ = 0 and C on can be derived from (8) as
The result suggests that C on of FD/SOI can reach C of at t Si = 0, in sharp contrast to DG MOSFETs. The negligible screening effect in FD/SOI is further reflected by the monotonic C on increase with decreasing t Si as shown in Fig. 7 , where there is no C on dip as it appears in DG. It implies an additional benefit of DG MOSFETs, i.e., less capacitance for given inversion charge density when volume inversion occurs.
B. C on at t Si → ∞
For t Si → ∞, x i is independent of t Si and is given in [16] as
where m x = 0.92m 0 is the effective mass of the electrons perpendicular to the surface. With the assumption of Q d Q i , which is true at ON-state, C on at t Si → ∞ can be derived from (7) as
where C i (∞) = ε Si /x i (t Si → ∞). The inversion-layer capacitance in (24) is 1.5 times the commonly defined C i = ε Si /x i , which results in higher C on as exemplified in Fig. 3 .
For FD/SOI at t Si → 0, C on can be derived from (9) , which is in the same form of (24) but without the factor of 2.
Two limits of C on are illustrated in Fig. 7 for DG and FD/SOI, where we plot C on versus t Si with N inv = 2 × 10 13 cm −2 for DG at T = 300 and 77 K and 1 × 10 13 cm
for FD/SOI T = 300 K. For t Si >∼ 4 nm, the confinement is mainly governed by transverse electric field, and C on versus t Si is virtually constant. For t Si <∼ 4 nm, the confinement is governed by both device structure and transverse electric field. For t Si <∼ 2.5 nm, the inversion-layer screening effect becomes significant for DG and C on decreases with decreasing t Si ; while the screening effect is negligible for FD/SOI, and, therefore, C on increases with decreasing t Si due to strong SC. For t Si <∼ 1 nm, SC dominates and C DG on approaches C on (0) in (21), whereas C FD on approaches C ox . The temperature dependence of C on is negligible as predicted by the model and SCHRED as shown in Fig. 7 . The gate capacitance differences between DG and FD/SOI underlie the faster DG speed for nanoscale DG CMOS.
IV. CONCLUSION
An analytical total gate capacitance C G model for symmetric DG and fully depleted SOI MOSFETs of arbitrary Si film is developed and demonstrated. The model, which accounts for carrier-energy quantization and inversion-layer screening, is verified via results obtained from self-consistent numerical solutions of the Poisson and Schrödinger equations, and provide good physical insight regarding C G degradation due to energy quantization and inversion-layer screening governed by device structure and/or transverse electric field for nanoscale DG and FD/SOI MOSFETs. The derived C G exceeds the commonly defined gate capacitance with C i = ε Si /x i .
Two limits of C G at ON-state are then derived when the silicon film t Si approaches zero and infinity. The effect of inversion-layer screening on C G , which is significant for ultrathin Si-film DG MOSFETs, is quantitatively defined for the first time; whereas the effect of screening on C G in FD/SOI is negligible. The insightful results show the effective 2-D screening length (∼ 2.4 nm) for DG MOSFETs is independent of the doping density and much shorter than the bulk Debye length as a result of strong structural confinement. Using the physics-based model for DG MOSFETs, we have explained the anomalous C G versus t Si variation. We further show that, even at t Si → 0, C DG on can never reach 2C ox but equals 2C ox in series with a constant semiconductor capacitance with a thickness of ∼ 0.82 nm, whereas C FD on can reach C ox due to negligible screening effect.
